Due to its high density and close-to-SRAM read latency, spin transfer torque RAM (STT-RAM) is considered one of the most-promising emerging memory technologies for designing large last level caches (LLCs). However, in deep sub-micron region, STT-RAM shows read-disturbance error (RDE) whereby a read operation may modify the stored data value and this presents a severe threat to performance and reliability of STT-RAM caches. In this paper, we present a technique, named SHIELD, to mitigate RDE in STT-RAM LLCs. SHIELD uses data compression to reduce number of read operations from STT-RAM blocks to avoid RDE and also to reduce the number of bits written to cache during both write and restore operations. Experimental results have shown that SHIELD provides significant improvement in performance and energy efficiency. SHIELD consumes smaller energy than two previous RDE-mitigation techniques, namely high-current restore required read (HCRR, also called restore-after-read) and low-current long latency read (LCLL) and even an ideal RDE-free STT-RAM cache.
2 bits written to cache (Section III). Firstly, SHIELD does not write any bits to STT-RAM block for all-zero data, since during next read operation, such data can be reconstructed from compression encoding bits. This avoids RDE and high write latency/energy issue for all-zero data. Secondly, SHIELD keeps two copies of data in the block if the data have compressed width (CW ) of at most 32B (assuming 64B block size). On the next read operation, one copy gets RDE which is not corrected since the second copy still remains free of RDE. This avoids one restore operation for such narrow data (0 < CW ≤ 32B). On any future read to this block, the single error-free copy of data is read and then restored.
Thirdly, for any data with CW > 32B, including an uncompressed data-item, a single copy is written which is restored after each read operation.
Salient Features: By virtue of writing compressed data, SHIELD reduces the bits written in restore operation and saves write energy. Thus, SHIELD addresses both RDE and write overhead issue for compressed data, whereas previous techniques [10] , [11] reduce some restore operations only and do not reduce the overhead of read and write operations (Section IV). SHIELD forgoes the capacity advantage of compression and thus, stores only one cache line in a block.
Hence, SHIELD does not suffer from overheads which generally accompany compression techniques [12] such as extra tags, compaction, fragmentation, changes in cache replacement policy, etc. Further, some techniques for reducing softerror vulnerability in SRAM caches (e.g., [13] ) work by keeping two or three copies of an entire cache block (64B) in a cache set. This, however, leads to sharp degradation in cache capacity. By comparison, SHIELD duplicates compressed data of at most 32B size within a 64B cache block itself, and thus SHIELD does not degrade cache capacity. While SHIELD can work with any compression technique, in this paper, we demonstrate SHIELD with base-delta-immediate (BDI) compression algorithm [14] .
Evaluation and results:
We have performed microarchitectural simulation with an X86 full-system simulator (Section V). Also, we have compared SHIELD with two mechanisms for addressing RDE, namely restore-after-read (also called high-current restore required read or HCRR) and low-current long latency read (LCLL) (refer Section V-D). The results show that SHIELD provides higher performance and energy efficiency compared to these techniques (Section VI).
Compared to an ideal RDE-free STT-RAM LLC, for single and dual-core configurations, SHIELD provides energy saving of 1.7% and 3.0%, respectively, whereas LCLL (which, on average, performs better than HCRR) incurs energy loss of 5.1% and 5.2%, respectively. Also, the relative performance with SHIELD is 0.98× and 0.97×, whereas that with LCLL is 0.96× and 0.96×, respectively. Additional experiments show that SHIELD works well for different cache sizes and selective replication used in SHIELD contributes positively to its effectiveness.
II. BACKGROUND
We now provide a brief background and refer the reader to previous work for more details [5] , [15] , [16] .
A. Motivation for using non-volatile memories
Conventionally SRAM has been used for designing on-chip caches. However, SRAM has low density and high leakage power due to which large SRAM caches contribute greatly to the overall power consumption. Although several architectural techniques have been proposed to manage the power consumption of SRAM caches, such as cache reconfiguration, near-threshold computing, etc., the power budget targets of next-generation systems require magnitude order higher energy efficiency. This has motivated the researchers to explore alternatives of SRAM, such as eDRAM, STT-RAM, etc. [17] . 3 
B. Working of STT-RAM
STT-RAM utilizes a Magnetic Tunnel Junction (MTJ) as the memory storage. An MTJ contains two ferromagnetic layers separated by an oxide barrier layer. The magnetization direction of one ferromagnetic layer is fixed while that of the other ferromagnetic layer can be altered by passing a current. The resistance of the MTJ is determined by the relative magnetization direction of these two layers. If the two layers have different directions, the resistance of the MTJ is high and vice versa. Using this property, a binary value is stored in an STT-RAM cell [4] . Another characteristic of STT-RAM is that the read and write operations to it are asymmetric, since a write operation consumes larger time and energy than a read operation.
Although STT-RAM has lower density than PCM and RRAM and higher write latency and energy than SRAM, it has been widely used for designing caches due to its high write endurance. Another advantage of STT-RAM is that its non-volatility can be traded to improve its write energy and latency. Based on the application characteristic and the level of cache hierarchy, a designer can choose a suitable value of retention period.
C. Origin of read-disturbance error
STT-RAM stores data in magnetic tunnel junction (MTJ) [3] . For performing both read and write operations to MTJ, a voltage is applied between bit line and source line. The only difference between read and write operations is that read operations use smaller voltage than write operations [10] . With decreasing feature size, there is an exponential reduction in MTJ area [10] such that halving the feature size leads to 25% MTJ area and 75% write current reduction. However, read current does not scale well with feature size scaling since sensing correct data using low-current (< 20µA) is challenging [5] , [11] . At large feature size (e.g. 130nm), read current is much lower than the write current, however, at small feature size (e.g. 32nm), read and write current magnitudes become so close that a read may inadvertently write (i.e., disturb) the cell being read. This is referred to as RDE.
D. Characteristics of read-disturbance error
RDE is data-dependent, e.g., using read current from BL to SL disturbs cells storing '1' only and not '0'. In STT-RAM, reads and writes cannot be independently optimized, e.g., reducing the MTJ thermal stability for improving switching performance increases probability of read disturbance and thus, RDE mitigation involves tradeoffs. For these reasons, RDE is expected to become the most severe bottleneck in STT-RAM scaling and performance.
It is interesting to note the difference between the read disturbance error in STT-RAM and the write-disturbance error (WDE) in PCM [6] , [18] . While RDE affects the same cell which is read, WDE affects the nearby cells. Also, RDE happens on a read operation whereas WDE happens on a write operation.
E. Strategies for addressing RDE
There are several possible strategies for addressing RDE: 1) One possible approach for reducing RDEs is to increase STT-RAM write current, which increases the margin between read and write currents. However, since STT-RAM write current and energy values are already high, increasing them further will make STT-RAM unsuitable for use in designing on-chip caches.
2) Conventionally, error-correcting codes are used for mitigating errors in caches [19] , [20] and along similar lines, ECC can be used for mitigating read-disturbance error in STT-RAM [21] . However, at small feature sizes, RDE 4 causes very high error rates, such that even with strong error-correcting codes (e.g. 5EC6ED which can correct 5 errors and detect 6 errors), the error rate remains higher than that acceptable for on-chip caches [10] .
3) Once the data-value is sensed by sense amplifiers (SAs), it remains locked in SAs and thus, it remains correct (free of RDE) [11] . Hence, after a read operation, writing the stored data back to cells (called 'restore' operation) can avoid RDE. This scheme, known as restore-after-read (or HCRR) has been used in a recent STT-RAM prototype [5] . However, this scheme fails to leverage the properties of data value and cache access behavior and hence, incurs large energy and performance penalty (refer Section VI-A).
4)
To address RDE, low-current sense amplifiers can be used which have larger sensing period. This approach does not create RDE but may increase sensing latency by three times [22] , [11] , which harms performance. 5) Other researchers have proposed architectural management techniques, such as phased access of MRU and non-MRU ways [23] , avoiding restore operations by using LCLL reads [11] , data compression [24] , data-duplication [24] , by exploiting cache/register-file access properties [10] , [25] and by using an SRAM buffer to absorb reads for minimizing reads from STT-RAM [25] . By comparison, some techniques postpone restores by scheduling them at idle times.
6) A few other device-level techniques have been proposed for mitigating RDEs [15] , [26] , [9] , [27] , [28] , [29] , however, these techniques impose latency, area and/or power overheads [27] and their integration into productsystem may require addressing several unforeseen challenges.
Clearly, architecture-level techniques for mitigating RDEs such as SHIELD can complement device-level techniques and can be especially useful at small feature sizes.
F. Cache properties
A cache has a set-associative structure, where a newly-arrived cache block may reside in any of the cache ways, as decided by the cache replacement policy. The optimization target for designing each level of cache is different. The first-level cache (L1) is accessed very frequently and hence, it should have high speed and write endurance, even if it has a small size or high leakage power. The last level cache (L2 in this paper) is designed to reduce off-chip accesses and hence, it must have large capacity. A high latency of last level cache can be usually tolerated using techniques such as instruction-level parallelism. In general, based on their latency and write endurance values, along with capacity advantage, STT-RAM is more suitable for the last level cache than the first level cache. Further, based on the latencytolerance property of L2 cache, we use data compression in L2 cache and not in L1 cache.
III. SHIELD: KEY IDEA AND ARCHITECTURE
Before describing the main idea and working of SHIELD in detail, we briefly discuss the compression algorithm used.
We also define a metric which is helpful in understanding the effectiveness of any RDE-mitigation technique.
A. Compression algorithm
SHIELD uses data compression approach for reducing the amount of data written to cache. While SHIELD can work with any compression technique, in this paper, we illustrate its working using BDI (base-delta-immediate) compression algorithm [14] due to its low decompression latency and reasonable compression ratio. 5 It is well-known that for many cache blocks, the difference between the values stored in the blocks is small [12] . Based on this, BDI represents a block with a base and an array of differences, which reduces the total block size compared to the original size. To compress blocks with two different dynamic ranges, BDI uses two bases where one base is always zero and the second base is taken from actual data-contents [14] . BDI algorithm first tries to compress every element using a zero base. Then, for any uncompressed block, compression is attempted by taking the first uncompressed element as the base. A 1-bit mask is used to record whether the corresponding base is zero.
A BDI-compressed block is represented as B p ∆ q , where p and q represent the size of base and Delta (difference), respectively. BDI uses 6 such patterns, viz. B 8 ∆ 1 , B 8 ∆ 2 , B 8 ∆ 4 , B 4 ∆ 1 , B 4 ∆ 2 and B 2 ∆ 1 . BDI also checks if the block has repeated 8-byte values or is all-zero [14] . Thus, after attempting to compress the block data using these 8 compression states, the one providing the smallest compressed size is finally chosen.
B. Defining consecutive reads
For any cache block, we define a metric consecutive-read (CRead), which measures the average number of consecutive reads (i.e., no intermediate writes) seen by it during its residency in LLC. Also, for any application, the CRead is defined as the average CRead for all its cache blocks. Note that CRead is defined differently than the 'reuse-count' of a block which measures both read and write operations in one generation of a block. For example, in Figure 1 , CRead for the block is 2 (= (2+1+3)/3), whereas reuse-count is 8. To see the significance of CRead, assume a hypothetical application where every LLC read is followed by a write operation and thus, CRead=1. Since an actual write operation automatically corrects any RDE-affected data, an oracle scheme can completely avoid restore operations for this application and thus, this application does not need restore operations. As another example, if every write is followed by 10 reads on average, then CRead=10. In this case, automatic correction through write operations happens infrequently and larger number of restore operations are required. Clearly, higher the value of CRead, higher is the restore requirement of an application and vice versa.
C. SHIELD: Key Idea
Caches work on the temporal locality principle, which states that a data item which is referenced at one point of time will be referenced again in near future. Such data item is stored in caches to avoid accessing main memory. For an RDE-affected STT-RAM cache, data are written to cache on both actual write operations and restore operations. To reduce the data written to STT-RAM during both these operations, SHIELD writes data in compressed form using BDI algorithm. This reduces the STT-RAM cache write energy. We perform two optimizations to BDI algorithm [30] , [24] for avoiding restore operations and further reducing the amount of data written to cache.
First and importantly, for data with all-zeros, no bit is stored in the STT-RAM block since the original uncompressed data can be easily recovered based on compression state encoding bits. Second, the first delta in BDI algorithm is always 6 zero since it is the difference between the non-zero base with itself. Hence, we do not store this delta. The corresponding element is generated from the non-zero base.
Based on our optimizations and LLC access pattern, SHIELD uses the following insights to reduce restore operations.
1. For all-zero data (CW = 0), no bits are written to or read from STT-RAM blocks and thus, RDE does not occur for such data. Hence, all the restore operations to such data are completely avoided.
2.
It is well-known that due to filtering from L1 cache, LLC sees much smaller data locality than L1 cache [31] .
Hence, most LLC blocks are read only few times. In fact, our experiments have shown that average value of CRead for single and dual-core configurations is 1.61 and 1.32, respectively (refer Figures 3(c) and 4(c) ). Clearly, after any write operation, cache blocks see less than 2 read operations. Based on this, SHIELD keeps two copies of the data with 0 < CW ≤ 32B within the same block. On a later read operation, one copy gets RDE, whereas the second copy still remains free from RDE. Thus, keeping two copies is equivalent to restoring the data at the time of original write operation to avoid one future restore operation. Thus, if CRead value is less than two, keeping two copies can avoid at least half of the restore operations for such narrow-width (0 < CW ≤ 32B) blocks. 
D. Action on read and write operations
We now discuss the action taken by SHIELD on any write and read operation.
Write operations: On any write operation, the cache controller compresses the data and computes CW. For 0 < CW ≤ 32, two copies of data are stored and for other CW values, only one data copy is stored. Figure 2 summarizes the action taken on a write operation and benefit/cost incurred for different CW values. Table I shows the 4-bit encoding used for different compression states for BDI algorithm. Out of 16 combinations from 4 bits, 13 combinations are utilized and the remaining 3 are not utilized. For each block, this 4-bit encoding is stored at the time of a write operation using a memory technology that does not suffer from RDE (e.g. SRAM). Note that due to our optimizations to BDI algorithm (refer Section III-C), the sizes of compressed blocks are different in our work (shown in Table I ) than those in the original BDI algorithm [14] .
Read operations: On any read operation, first the encoding (E) is consulted. If E = 0000, then the zero-data are reconstructed without accessing the block which avoids RDE and need of restoration. If E = 0011, 0110, 1101 or 0111, it implies that 0 < CW ≤ 32B and 2 copies of data are stored. Hence, one copy is read, no restore is performed and the 7 encoding is changed to 0001, 0010, 1100 and 0101, respectively, which indicates that now only one (error-free) copy of data is stored in the block. If E = 0001, 0010, 1100, 0101, 0100, 1110, 1000 or 1111, then data value is read, a restore operation is issued and the encoding remains unchanged.
E. Overhead assessment
Latency overhead: The latency overhead of BDI compression and decompression is 2 and 1 cycles, respectively [14] .
We account for these values in performance simulation. Since STT-RAM write latency is high, a small value of BDI compression latency is easily hidden. for other overheads and zero detection circuit, we increase the value and assume the overhead of compression as 8 pJ.
As for decompression, it requires a maximum of thirty-one 2-byte additions, which consume 0.93 pJ (=31×2×15 fJ).
Hence, we assume the decompression overhead as 1 pJ. We account for these overheads in energy computations.
To see the energy overhead of encoding bits, we note that a 2-bit counter consumes 0.1pJ in each access [33] , thus a 4-bit counter would consume 0.20pJ. Since the encoding is written at the time of a cache write, we compare this energy with the write energy of STT-RAM cache. From Table II Jiang et al. [11] propose selectively performing short-latency read (requires restore) and LCLL read (long-latency read with no requirement of restores) depending on whether a particular bank is idle. However, short-latency reads still require restores and LCLL reads increase read latency. A key benefit of SHIELD is that it avoids read, write and restore operations for all-zero data and restore operations for narrow data. Thus, SHIELD addresses both write latency/energy overhead and RDE issue by using data compression. By comparison, previous techniques [10] , [11] reduce some restore operations only and do not reduce read operations or address the overhead of write operations. Also, the technique of Jiang et al. [11] is proposed for main memory where the memory controller buffers read/write requests. Due to differences in cache and main memory architecture, their technique may not be applicable or effective for caches.
To reduce the restore energy, some researchers propose restoring only cells with '1' value [10] , since only these cells may be disturbed during reads. These techniques are orthogonal to SHIELD and hence, can be easily integrated with it.
Note that SHIELD does not use an additional buffer for postponing refresh operations and performs any required restore operation immediately after a read operation. Thus, the data in the cache are always kept error-free. Also, SHIELD actually reduces restore operations, whereas techniques that use a buffer for postponing restore operations do not reduce restore operations, but merely reschedule them to avoid interfering with normal accesses.
V. EXPERIMENTATION PLATFORM

A. Simulator parameters
We use Gem5 simulator to perform simulations using detailed timing model. L1 data/instruction caches have 32KB size with 2-way associativity. The L1 caches are private to core and the L2 cache (LLC) is shared between cores. The size of L2 cache in single and dual-core configurations is 4MB and 8MB, respectively. All caches are write-back and use LRU replacement policy. The L2 cache parameters for 16-way STT-RAM L2 are obtained using DESTINY [34] , [35] , [?] for 32nm feature size. We assume that the cache is optimized for write EDP (energy-delay-product) and uses sequential tag-data access. The values obtained are shown in Table II . 
B. Workloads
We use all the 29 benchmarks from SPEC2006 suite with reference inputs and 3 benchmarks from HPC field (shown as italics in Table III) as single-core workloads. Using these, we randomly create 16 dual-core multiprogrammed workloads, such that a benchmark is used exactly once. Table III shows the workloads. 
C. Simulation completion strategy
In multiprogrammed workloads, different programs have different IPCs and thus, different rate of progress. Hence, they may execute the same number of instructions in different amount of time. Due to this, a strategy is required for ensuring that in each run with a workload (with baseline or a technique), the number of instructions simulated should be nearly equal.
One strategy for this is to simulate each workload for a fixed number of cycles, however, in this strategy, the number of instructions simulated may be different for baseline and a technique, depending on the performance impact of a technique.
We use another strategy, where we simulate every workload till each application in the workload has executed nInst instructions. The value of nInst is 150M for single-core workloads and 100M for dual-core workloads. This keeps the simulation turnaround time manageable since we perform detailed timing simulation with a full-system simulator and simulate a large number of workloads, techniques (baseline, SHIELD, HCRR, LCLL) and their parameter configurations/variants. The early-completing benchmarks continue to run but their IPC (instruction per cycle) is recorded only for the first nInst instructions, following the well-established simulation methodology [36] , [30] . Remaining metrics are computed for the whole execution, since they are system-wide metrics (whereas IPC is a per-core metric).
D. Comparison with related schemes
Our baseline is an ideal scheme that assumes a cache free of RDE. We compare our technique with two other schemes for mitigating RDE.
High current restore required read (HCRR) :
This technique uses normal current (20µA) to read the STT-RAM cell and performs a restore (i.e. write) operation after every read operation to correct the RDE. This technique is also referred to as refresh (or restore) after read [10] and 'disruptive reading and restoring' [27] technique.
Low-current long latency read (LCLL):
To avoid RDEs, low-current (∼10µA) sense amplifiers (SAs) can be used which have larger sensing duration [22] , [11] . These SAs also require extra sensing stages to minimize sensing margin degradation due to variations in STT-RAM cells. This approach, referred to as LCLL, does not create RDE, but incurs 3× the sensing latency of traditional SAs [22] , [11] . 
E. Evaluation Metrics
We use the following evaluation metrics:
1) L2 cache energy (leakage+dynamic)
2) Weighted speedup (referred to as relative performance), defined as Σ n (IPC n (technique)/IPC n (baseline))/N , where N = number of cores.
3) Average CRead value for baseline (Section III-B). Table I) :
4) ∆BWPKI (=BWPKI
e. {8B,15B,19B,22B}), 32B < CW < 64B (i.e. {33B,34B,36B}), CW = 64B (i.e. uncompressed).
6) Percentage of restore operations avoided (RstAvd). Let Reads CW =0 be the reads to blocks with CW = 0 data and Reads 0<CW ≤32_2copy be the reads to blocks with 0 < CW ≤ 32B data having two copies. Then, RstAvd = (Reads CW =0 + Reads 0<CW ≤32_2copy ) × 100 T otalReads Note that for BDI algorithm, Reads CW =0 corresponds to E = 0000 and Reads 0<CW ≤32_2copy corresponds to E = 0011, 0110, 1101 or 0111. Figure 3 and 4 shows the results and SHIELD: Compared to the RDE-free cache (baseline), both HCRR and LCLL incur energy loss, whereas SHIELD provides energy saving. Also, SHIELD provides higher performance than HCRR and LCLL. The energy and performance improvement of SHIELD for an application depends on the fraction of restores avoided. This, in turn, depends on the compressibility of application's data blocks and its read/write access pattern, specifically its CRead value. Out of total 48
VI. RESULTS AND ANALYSIS
A. Main Results
workloads, compared to baseline, SHIELD saves energy for 28 workloads and improves performance for 18 workloads.
Results on percentage of restores avoided:
For single and dual-core configurations, SHIELD reduces 50.7% and 48.5% of restore operations, respectively. For many applications, more than 95% of restores are avoided, e.g. Overhead of (de)compression: For single and dual-core systems, the compression and decompression energy (refer 13 Section III-E) together account for 0.14% and 0.15% of the total L2 energy. Clearly, the energy overhead of SHIELD is negligible.
We conclude that SHIELD can bridge the large performance gap between an ideal RDE-free cache and an RDEaffected cache that uses restore-after-read (HCRR) scheme. Also, SHIELD completely removes the energy overhead of restore operations and hence, it has lower energy consumption and lower LLC write traffic than an ideal RDE-free cache.
HCRR: With HCRR, each read operation also leads to a write operation and thus, HCRR causes significant increase in write traffic to STT-RAM cache. The increase in BWPKI is especially high for read-intensive applications, e.g.
Bw ( PoSp(-12.6%), etc. With increasing number of cores, the LLC access intensity increases and hence, restore operations will cause port obstruction and make the LLC unavailable for serving accesses. Clearly, due to its large penalty, use of HCRR in performance-critical systems is challenging. LCLL: LCLL degrades performance by slowing down the read operations. Since read operations happen on critical access path, the large read latency in LCLL may not be easily hidden. In worst case, LCLL can cause large energy loss, Sp(-18.1%), PoSp(-11.2%). On average, LCLL incurs energy loss for both single and dual-core configurations, whereas SHIELD saves energy. Compared to RDE-free cache (baseline), LCLL has negligible impact on BWPKI, whereas SHIELD brings large reduction in BWPKI (as shown above), thus, SHIELD reduces the write traffic to cache more effectively than LCLL.
Although LCLL provides better performance and energy efficiency compared to HCRR, a crucial limitation of LCLL is that use of small read current in LCLL can lead to decision failure [27] , such that it may not be possible to distinguish between two states of a bit-cell during read operation. Also, since process variation affects device parameters [37] , to guarantee RDE-free read operations, the value of read current needs to be set even lower than that assumed here [8] ;
this, however, would further increase the read latency and cause performance loss. Given this, SHIELD presents as a better technique for mitigating RDE than LCLL.
B. Parameter Sensitivity Results
We henceforth focus exclusively on SHIELD. Also, we omit per-workload results for brevity and only present average results in Table V . For comparison purpose, the results with default parameters are also shown. 14 
1) Effect of Replication:
As shown in Section III-C, SHIELD replicates the narrow (0 < CW ≤ 32B) data to reduce restore operations. We now present two variants of SHIELD which explore the tradeoffs associated with it.
SHIELD1: SHIELD1 does not replicate a data-item with width 0 < CW ≤ 32B, but otherwise works same as SHIELD1 reduces the number of bits written originally at the cost of incurring one extra restore operation later. Due to this, SHIELD1 saves higher energy but achieves lower performance than SHIELD (Table V) and thus, due to the relatively smaller contribution of 0 < CW ≤ 32B data, the difference between performance/energy of SHIELD and SHIELD1 is relatively small.
SHIELD3:
On any write operation, SHIELD3 makes three copies of data with 0 < CW < 22B, but otherwise works same as SHIELD (i.e., two copies of data with 0 < CW ≤ 32B and one copy for other data). For BDI algorithm, three states, viz., repeated value, B 8 ∆ 1 , and B 4 ∆ 1 have CW at most 22B.
SHIELD3 avoids the need of restore on two read operations at the cost of increasing the bits written to cache initially.
However, SHIELD3 reduces energy saving without providing corresponding performance improvement. This is because
average CRead values for single and dual-core configurations is 1.61 and 1.32, respectively (refer Figures 3(c) and 4(c) ).
Thus, most L2 cache lines see less than two consecutive reads and hence, keeping three copies does not generally avoid an extra restore operation compared to keeping two copies. Further, SHIELD3 may have higher complexity than SHIELD due to keeping two and three copies of data of different widths.
2) Effect of cache size:
To evaluate the impact of cache size, we experiment with half and double of default L2 cache size (4MB for single-core and 8MB for dual-core).
In general, restore operations incur larger overhead at lower cache sizes due to increased cache contention and hence, the scope of energy/performance gains with lower-sized caches is also higher. Hence, SHIELD brings larger gains at smaller cache sizes (refer Table V) . Overall, SHIELD performs consistently well at different cache sizes: maintaining performance close to baseline, saving energy, avoiding nearly half of the restores and bringing large reduction in write traffic.
VII. CONCLUSION AND FUTURE WORK
In this paper, we presented a technique to mitigate read-disturbance errors in STT-RAM caches. Our technique uses compression and selective duplication of compressed-data to address both RDE and write overhead issue in STT-RAM.
Experimental results performed with single and dual-core system configurations have shown that our technique is effective in improving performance and energy efficiency in presence of RDE. Also, it outperforms two other techniques for mitigating RDE.
We now list some possible directions for future work:
1) Our future work will focus on synergistic integration of SHIELD with device-level techniques (e.g., [15] ) to reduce
RDEs and approximate computing techniques to tolerate RDEs [38] . 15 2) By reducing the read accesses to an STT-RAM cache, the read disturbance errors can be reduced. For achieving this, cache bypassing [] or read buffers can be used. Also, using
3) We also plan to explore SRAM-STTRAM hybrid caches (e.g., [39] , [40] ) where frequently-accessed blocks are migrated to SRAM. This will reduce pressure on STT-RAM ways and mitigate the impact of RDE on performance.
4)
In this paper, we explored STT-RAM for designing CPU caches. CPUs primarily focus on optimizing latency in serial applications, and hence, they use large caches and small register file. By comparison, GPUs focus on optimizing throughput and hence, they use small caches and a very large register file to support their massively multithreaded architecture. Due to its high density, STT-RAM is suitable for designing GPU register file, however, the read-disturbance error may make this challenging. Some recent techniques seek to address this issue [25] .
We plan to propose novel techniques for managing RDE in STT-RAM based GPU register file for improving performance and energy efficiency.
5) Several other emerging memory technologies provide attractive properties. For example, SOT-RAM (spin-orbit torque RAM) which does not suffer from read disturbance issue [41] . We also plan to explore use of domain wall memory for designing caches [42] .
